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Abstract: In this study, a new general floating element simulator circuit employing two voltage 
differencing current conveyors (VDCCs) and three passive components is proposed. Depending on 
the passive component selection the presented circuit can realize floating frequency dependent 
negative resistor (FDNR), floating inductor, floating capacitor, and floating resistor simulator 
circuits. The circuit does not require any component matching conditions. Moreover, the proposed 
FDNR, inductance, capacitor and resistor simulator can be tuned electronically by changing the 
biasing current of the VDCC or can be controlled through the grounded resistor(s) if voltage 
controlled resistor is considered. The proposed floating inductor or capacitor simulators are verified 
in voltage-mode 3rd-order elliptic low-pass filter circuit simulated via SPICE using 90 nm, level 7 
PTM CMOS technology parameters. 
Keywords: Floating element simulator circuit, voltage differencing current conveyor, VDCC. 
1. INTRODUCTION 
The first frequency dependent negative resistor (FDNR) element was introduced by Bruton in 1969 
[1] and it was designed using operational amplifiers. During the last few years it became a standard 
research topic. Many general circuits for the floating immittance function simulators such as 
FDNRs, inductors or capacitance multipliers using different active building blocks (ABBs) such as 
current-controlled second-generation current conveyors (CCIIs) [2], differential voltage current 
conveyor (DVCC) [3], or current backward transconductance amplifier (CBTA) [4] exist in the 
literature. However, in some of these circuits floating capacitors are used. Recently, various ABBs 
have been introduced in [5], from which the voltage differencing current conveyor (VDCC) is 
nowadays very popular. Since VDCC provides electronically tunable transconductance gain in 
addition to transferring both current and voltage in its relevant terminals, it is very suitable for the 
design of various active filters, capacitance multipliers, inductor simulators or FDNRs. To the best 
knowledge of the authors, no floating capacitance multiplier circuits using VDCC have been 
reported in the open literature so far. The purpose of this paper is, therefore, a new simulator circuit 
design, which realizes lossless floating inductance (FI), floating capacitance (FC) and floating 
resistance (FR) besides floating FDNR. The proposed circuit includes two VDCCs and three 
grounded passive components. 
2. PROPOSED GENERAL FLOATING ELEMENT SIMULATOR CIRCUIT 
Considering floating element simulator circuit in Fig. 1, the short circuit admittance matrix of this 
circuit can be written as: 
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From equations (1) and (2) it can be seen that depending on the choice of passive components a 
floating FDNR, inductor, capacitor and resistor simulator can be realized as given in Table 1. 
Moreover, by grounding one of its terminals, it can also be used for grounded simulators. 
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Table 1: Depending on the choice of passive component a floating FDNR, inductor, capacitor and 
resistor simulator equations. 
 
PMOS 
Transistors 
W (μm) / L 
(μm) 
NMOS 
Transistors 
W (μm) / 
L (μm) 
M3, M4 14.4 / 0.36 M1, M2 7.2 / 0.36 
M5 – M9 28.8 / 0.36 M10 – M14 6.66 / 0.36 
M15 0.36 / 0.09 M18, M19 0.72 / 0.09 
M16, M17 1.8 / 0.09 M20 3.24 / 0.09 
M23 – M26 5.76 / 0.18 M21, M22, M27, M28 2.88 / 0.18 
Table 2: Aspect ratios of transistors in VDCC. 
Figure 1: General floating element simulator 
circuit. 
3. 3rd-ORDER ELLIPTIC LOW-PASS FILTER DESIGN AND SIMULATION RESULTS 
To verify the theoretical analysis, the behavior of the floating inductance simulator and capacitance 
multiplier circuits from Fig. 1 and voltage-mode 3rd-order elliptic low-pass filter shown in 
Fig. 2(a) have been verified by SPICE simulations using CMOS implementation of VDCC given in 
Fig. 2(b). In the design transistors were modeled by the Predictive Technology Model (PTM) 
90 nm level-7 CMOS process BSIM3v3 parameters (VTN0 = 0.2607 V, 
μN = 0.017999999 cm2/(V·s), VTP0 = -0.303 V, μP = 0.0055 cm2/(V·s), TOX = 2.5 nm) [6]. The 
dimensions of the MOS transistors in the VDCC structure are given in Table 2. During simulations 
the biasing current IB was chosen as 63 μA, which results gm equal to 501.5 mS.  
The performance of the proposed floating inductance simulator and capacitance multiplier circuits 
has been tested in the voltage-mode 3rd-order elliptic low-pass filter shown in Fig. 2(a). The 
equivalent filter employing VDCCs, resistors, and grounded capacitors-only was designed with the 
following specification: cut-off frequency 110 kHz, stopband frequency 205 kHz, passband ripple 
1 dB, and minimum stopband attenuation 30 dB. The required passive component values have been 
determined as follows: R1 = R2 = 100 W, C1 = C3 = 27 nF, RL1 = 1/GL1 = 100 W, RL2 = 1/GL2 = 5 kW, 
CL = 240 pF to obtain L1 = 0.12 mH, and RC1 = 1/GC1 = 200 W, RC3 = 1/GC3 = 1 kW, CC = 780 pF to 
obtain the C2 = 3.9 nF in grounded form. Both ideal and simulated magnitudes of the impedances 
of the floating inductance simulator and capacitance multiplier and responses of the 3rd-order 
elliptic low-pass filter are shown in Fig. 3(a) and Fig. 3(b), respectively. From figures it can be 
seen that the theoretical and simulated results are in good agreement. 
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Figure 2: (a) 3rd-order passive LC filter prototype, (b) CMOS implementation of VDCC. 
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Figure 3: Impedance responses of the (a) inductor simulator and capacitor multiplier with 
respect to frequency, (b) simulated gain response of the 3rd-order elliptic low-pass filter. 
4. CONCLUSION 
This paper presents a general floating element simulator employing two VDCCs and grounded 
components, which realizes a floating FDNR, inductor, capacitor and resistor. The behavior of the 
floating inductance simulator and capacitance multiplier was tested in the proposed voltage-mode 
3rd-order elliptic low-pass filter. 
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